Amendments to the Claims:

No claim amendments have been made. This listing of the claims is provided for the Office's convenience.

Listing of Claims

- 1. (Previously presented) An apparatus comprising a phase/frequency comparator circuit that is configured to generate a phase error responsive to a transition location signal.
- 2. (Previously presented) The phase/frequency comparator of claim 7, wherein the phase detecting stage further comprises:
 - a tapped delay line having a plurality of outputs and configured to receive a first signal; and
 - a parallel latch coupled to the plurality of outputs of the tapped delay line and configured to receive a second signal,
 - wherein the parallel latch stores the values of the plurality of outputs of the tapped delay line in response to a transition in the second signal; and
 - wherein the encoding circuitry converts the values stored in the parallel latch into the numerical phase difference value.
- 3. (Previously presented) The phase/frequency comparator of claim 2, further comprising:

an accumulator coupled to the encoding circuitry,

wherein the accumulator adds the numerical phase difference value to a value stored in the accumulator to obtain an accumulated phase error.

4. (Previously presented) The phase/frequency comparator of claim 3, wherein the encoding circuitry includes:

an edge detector coupled to the parallel latch; and a weighted encoder,

wherein the edge detector outputs a transition location signal that indicates a location of a transition in the values stored in the parallel latch; and

wherein the weighted encoder outputs a weighted numerical value that corresponds to the transition location signal.

5. (Previously presented) The phase/frequency comparator of claim 4, wherein the encoding circuitry includes:

a phase difference calculator configured to receive a lockpoint input,

wherein the phase difference calculator calculates a signed difference between the weighted numerical value and the lockpoint input; and

wherein the signed difference is presented to the accumulator as the numerical phase difference value.

6. (Previously presented) The phase/frequency comparator of claim 4, wherein the weighted numerical value is presented to the accumulator as the numerical phase difference value.

- 7. (Previously presented) The phase/frequency comparator of claim 1 further comprising:
 - a phase detecting stage that generates a result that represents an instantaneous phase difference; and
 - encoding circuitry coupled to the phase detecting stage;
 - wherein the encoding circuitry converts a result of the phase detecting stage into a numerical phase difference value and outputs the transition location signal.
- 8. (Previously presented) The phase/frequency comparator of claim 1, wherein the phase/frequency comparator is implemented as an integrated circuit.
- 9. (Previously presented) The phase/frequency comparator of claim 1, wherein the phase/frequency comparator is implemented as a field-programmable gate array.
 - 10. (Previously presented) A phase locked loop comprising:
 - a controllable oscillator; and
 - a phase/frequency comparator coupled to the controllable oscillator such that an output of the controllable oscillator is connected in a feedback loop to an input of the phase/frequency comparator and an output of the phase/frequency comparator is connected through a forward path to a control input of the controlled oscillator, wherein the phase/frequency comparator includes:
 - a phase detecting stage;
 - encoding circuitry coupled to the phase detecting stage; and

an accumulator coupled to the encoding circuitry.

- 11. (Original) The phase locked loop of claim 10, wherein the phase detecting stage further comprises:
 - a tapped delay line having a plurality of outputs and configured to receive a first signal; and
 - a parallel latch coupled to the plurality of outputs of the tapped delay line and configured to receive a second signal,
 - wherein the parallel latch stores the values of the plurality of outputs of the tapped delay line in response to a transition in the second signal; and
 - wherein the encoding circuitry converts the values stored in the parallel latch into a numerical phase difference value
 - 12. (Original) The phase locked loop of claim 11, further comprising: an accumulator coupled to the encoding circuitry,
 - wherein the accumulator adds the numerical phase difference value to a value stored in the accumulator to obtain an accumulated phase error.
- 13. (Original) The phase locked loop of claim 12, wherein the encoding circuitry includes:

an edge detector coupled to the parallel latch; and a weighted encoder,

wherein the edge detector outputs a transition location signal that indicates a location of a transition in the values stored in the parallel latch; and wherein the weighted encoder outputs a weighted numerical value that corresponds to the transition location signal.

14. (Original) The phase locked loop of claim 13, wherein the encoding circuitry includes:

a phase difference calculator configured to receive a lockpoint input,
wherein the phase difference calculator calculates a signed difference between the
weighted numerical value and the lockpoint input; and

wherein the signed difference is presented to the accumulator as the numerical phase difference value.

- 15. (Original) The phase locked loop of claim 13, wherein the weighted numerical value is presented to the accumulator as the numerical phase difference value.
- 16. (Original) The phase locked loop of claim 10, wherein the forward path includes additional control circuitry.
- 17. (Original) The phase locked loop of claim 10, wherein the controlled oscillator is a numerically controlled oscillator.

- 18. (Previously presented) The phase locked loop of claim 10, wherein the phase locked loop is implemented as a single monolithic integrated circuit.
- 19. (Previously presented) The phase locked loop of claim 10, wherein the phase locked loop is implemented as a field-programmable gate array.
 - 20. (Previously presented) A method comprising:
 generating a snapshot of a first signal in response to receiving a second signal; and
 mapping the snapshot to a numerical phase difference value that is generated
 responsive to a signal that corresponds to a transition location of the first signal.
 - 21. (Original) The method of claim 20, further comprising:combining the numerical phase difference value with a value in an accumulator to obtain a new accumulator value; andpresenting the new accumulator value as a result of a phase comparison.
 - 22. (Original) The method of claim 21, further comprising:propagating the first signal through a tapped delay line;latching outputs of the tapped delay line in a parallel latch in response to a transition in the second signal to obtain the snapshot of the first signal;

- 23. (Original) The method of claim 20, further comprising: detecting a location of an edge in the snapshot of the first signal; and mapping the location into a weighted numerical value.
- 24. (Original) The method of claim 23, further comprising:

 comparing the weighted numerical value with a desired phase difference; and

 presenting a difference between the weighted numerical value and the desired phase

 difference as the numerical phase difference value.
- 25. (Original) The method of claim 20, further comprising:controlling an output frequency of an oscillator using the result of the phase comparison.
- 26. (Original) The method of claim 25, wherein one of the first signal and the second signal is an output of the oscillator.